


\_DIS ==> Discrete Only  
\_SW ==> Optimus Only  
\_UMA ==> UMA Only

# GM6C MLK Optimus, Discrete & UMA

VER : 1A  
PWA:  
PWB:




Note:  
HM65 does not support USB 6 & 7  
HM65 does not support SATA 2 & 3

## Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	N11P-GE
23	LCD CONN
24	HDMI CONN
25	MINI DP CONN
26	Card Reader (JMB389)
27	SIO (ITE8502)
28	FLASH / RTC
29	MINI-Card (WLANWPAN)
30	MINI-Card (WWAN)
31	LAN(RTL8111EL/RJ-45)
32	Right PUSB/ESATA
33	SATA (HDD & ODD)
34	TP / KEYBOARD
35	SWITCH / LED / T-Screen
36	FAN / THERMAL
37	Azelia CODEC
38	AUDIO AMP
39	Left USB/MMB CONN
40	System Reset Circuit
41	Charger (ISL88731)
42	CPU CORE(ADP3212)
43	1.5_DDR/0.75(RT8207A)
44	1.05V_VTT(VT358)
45	1.05V_PCH(VT356)
46	3V/5V (TPS51427A)
47	GFX_CORE(ADP3211)
48	1.8V_RUN(HPA00835RTER)
49	VGA_N11P-dGFX(MAX17007)
50	Run Power Switch
51	DCin & Batt
52	PAD & SCREW
53	SMBUS BLOCK
54	THERMAL MAP
55	Power Block Diagram
56	Power sequence Block
57	
58	
59	
60	

## Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+5V_ALW2	+5V	37,46,52,53	LARGE POWER	MAIN POWER	S0~S5
+5V_ALW	+5V	13,33,44,46,47,48,49,50,51,52	LARGE POWER	ALW_ON	S0~S5
+3.3V_ALW	+3.3V	29,30,35,36,37,42,44,45,46,47,51,52,53	8051 POWER	3.3V_ALW_ON	S0~S5
+5V_SUS	+5V	11,33,34,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	07,08,09,10,11,13,14,19,24,28,29,37,41,42,44,48,49,50,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.5V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,51,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,60	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,44,52	SDVO POWER	RUN_ON	
+1.8V_RUN_GFX	+1.8V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	35	MOD Power	MODC_EN	
+5V_HDD	+5V	35	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,60	CPU POWER	RUN_ON	
+1.1V_GFX_PCIE	+1.1V	18,50	VGA POWER	GFX_ON	


GND PLANE	PAGE	DESCRIPTION
 GND	ALL	



Quanta Computer Inc.

PROJECT : GM6C MLK DIS


Size	Document Number	Rev
	Frontage	1A
Date:	Friday, August 27, 2010	Sheet 2 of 57





# Sandy Bridge Processor (POWER)

# Sandy Bridge Processor (GRAPHIC POWER)






## 0727




The CFG signals have a default value of '1' if not terminated on the board.

A


```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

Size	Document Number	Rev
	<b>Sandy Bridge 4/4</b>	1A
Date:	Friday, August 27, 2010	Sheet 6 of 57







# Cougar Point (HDA,JTAG,SATA)






PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_RUN  SPKR									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	PCL_GNT3# (9)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GNT0#	Boot Location	1	1	SPI *	0	0	LPC	<b>Default weak pull-up on GNT0/1#</b> <b>[Need external pull-down for LPC BIOS]</b>
GNT1#	GNT0#	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	BBS_BIT1 (9) BBS_BIT0										
HDA_SYNC	On-Die PLL VR Volatage Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS  ACZ_SDOUT									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	0729  PLL_ODVR_EN (10)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL  PCH_INVRMEN									
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm  0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	+1.8V_RUN  DF_TVS (10)									






## Cougar Point (GPIO,VSS\_NCTF,RSVD)





internal PD resistor 20K-ohm  
To avoid voltage be divided,  
please change GPIO36 PU resistor from  
10K-ohm to 200K-ohm. (07/12)





**Quanta Computer Inc.**  
PROJECT : GM6C MLK DIS






Size Document Number  
Date: Friday, August 27, 2010 Sheet 10 of 57 Rev 1A




**Cougar Point 4/6**




IBEX PEAK-M (GND)




















	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO NB10X	XCLX_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	X010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	XXXX
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	1110
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111

### VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN
0x3(0011)	900MHz 512MB(64M*16) Samsung	AKD5LGHT500		K4W1G1646E-HC11
0x2(0010)	900MHz 512MB(64M*16) Hynix	AKD5LZWTW02		H5T1Q1683DFR-1IC
0x5(0110)	900MHz 1GB(128M*16) Hynix	AKD5MGTW00		H5T1Q1683DFR-1IC
0x7(0111)	900MHz 1GB(128M*16) Samsung	AKD5MGTW500		K4W2G1646C-HC11

## ROM\_SI Strap Bit for RAM Mapping

	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




STRAP2 ROM\_SCLK

<b>N12P-GE</b> <b>(AJON12P0T02)</b>	PD 30K	PU 15K	0xDF5
<b>N12P-GT</b> <b>(AJON12P0T03)</b>	PD 35K	PU 15K	0xDF6
<b>N11P-GS</b>	PD 5K	PU 15K	0xDF0

## GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD0 VID1
7	OUT	N/A	NVVD0 VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI Raster Sync
12	IN	N/A	AC PWR Detect Input
13	OUT	N/A	Power Supply Control
14	OUT	N/A	Power Supply Control
15	OUT	N/A	Hot plug detect for IFP link E
16	OUT	N/A	Programmable Fan Control
17	OUT	N/A	Reserved
19	OUT	N/A	Reserved
20	OUT	N/A	Hot plug detect for IFP link D
21	OUT	N/A	Reserved
22	OUT	N/A	Hot plug detect for IFP link F
23	OUT	N/A	SLI Swap Ready single
23	OUT	N/A	





31.56A

0802

+VCC\_GFX\_CORE

U26F

AB11	VDD_001	[GPU VDD]	VDD_057	P21
AB13	VDD_002		VDD_058	P23
AB15	VDD_003		VDD_059	P25
AB17	VDD_004		VDD_060	R11
AB19	VDD_005		VDD_061	R12
AB21	VDD_006		VDD_062	R13
AB23	VDD_007		VDD_063	R15
AB25	VDD_008		VDD_064	R16
AC11	VDD_009		VDD_065	R17
AC12	VDD_009		VDD_066	R18
AC13	VDD_011		VDD_067	R19
AC14	VDD_012		VDD_068	R20
AC15	VDD_013		VDD_069	R21
AC16	VDD_014		VDD_070	R22
AC17	VDD_015		VDD_071	R23
AC18	VDD_016		VDD_072	R24
AC19	VDD_017		VDD_073	R25
AC20	VDD_018		VDD_074	T12
AC21	VDD_019		VDD_075	T14
AC22	VDD_020		VDD_076	T16
AC23	VDD_021		VDD_077	T18
AC24	VDD_022		VDD_078	T20
AC25	VDD_023		VDD_079	T22
AD12	VDD_024		VDD_080	T24
AD14	VDD_025		VDD_081	T24
AD16	VDD_026		VDD_082	V11
AD18	VDD_027		VDD_083	V13
AD22	VDD_028		VDD_084	V15
AD24	VDD_029		VDD_085	V17
L11	VDD_030		VDD_086	V19
L12	VDD_031		VDD_087	V21
L13	VDD_032		VDD_088	V23
L14	VDD_033		VDD_089	V25
L15	VDD_034		VDD_090	W11
L16	VDD_035		VDD_091	W12
L17	VDD_036		VDD_092	W13
L18	VDD_037		VDD_093	W14
L19	VDD_038		VDD_094	W15
L20	VDD_039		VDD_095	W16
L21	VDD_040		VDD_096	W17
L22	VDD_041		VDD_097	W18
L23	VDD_042		VDD_098	W19
L24	VDD_043		VDD_099	W20
L25	VDD_044		VDD_100	W21
M12	VDD_045		VDD_101	W22
M14	VDD_046		VDD_102	W23
M16	VDD_047		VDD_103	W25
M18	VDD_048		VDD_104	Y12
M20	VDD_049		VDD_105	Y14
M22	VDD_050		VDD_106	Y16
M24	VDD_051		VDD_107	Y18
P11	VDD_052		VDD_108	Y20
P13	VDD_053		VDD_109	Y22
P15	VDD_054		VDD_110	Y24
P17	VDD_055		VDD_111	
P19	VDD_056			

N12X\_GSD

+VCC\_GFX\_CORE

U26G

AA2	GND_1	[GPU GND]	GND_97	E9
AA5	GND_2		GND_98	E12
AA11	GND_3		GND_99	E15
AA12	GND_4		GND_100	E18
AA13	GND_5		GND_101	E24
AA14	GND_6		GND_102	E27
AA15	GND_7		GND_103	E30
AA16	GND_8		GND_104	F2
AA17	GND_9		GND_105	F5
AA18	GND_10		GND_106	F31
AA19	GND_11		GND_107	F34
AA20	GND_12		GND_108	J2
AA21	GND_13		GND_109	J5
AA22	GND_14		GND_110	J31
AA23	GND_15		GND_111	J34
AA24	GND_16		GND_112	L9
AA25	GND_17		GND_113	M2
AA34	GND_18		GND_114	M5
AB12	GND_19		GND_115	M11
AB14	GND_20		GND_116	M13
AB16	GND_21		GND_117	M15
AB18	GND_22		GND_118	M17
AB20	GND_23		GND_119	M19
AB22	GND_24		GND_120	M21
AB24	GND_25		GND_121	M23
AC9	GND_26		GND_122	M25
AD11	GND_27		GND_123	M31
AD13	GND_28		GND_124	M34
AD15	GND_29		GND_125	N11
AD17	GND_30		GND_126	N12
AD2	GND_31		GND_127	N13
AD5	GND_32		GND_128	N14
AD21	GND_33		GND_129	N15
AD23	GND_34		GND_130	N16
AD25	GND_35		GND_131	N17
AD31	GND_36		GND_132	N18
AD34	GND_37		GND_133	N19
AE11	GND_38		GND_134	N20
AE12	GND_39		GND_135	N21
AE13	GND_40		GND_136	N22
AE14	GND_41		GND_137	N23
AE15	GND_42		GND_138	N24
AE16	GND_43		GND_139	N25
AE17	GND_44		GND_140	P12
AE18	GND_45		GND_141	P14
AE19	GND_46		GND_142	P16
AE20	GND_47		GND_143	P18
AE21	GND_48		GND_144	P20
AE22	GND_49		GND_145	P22
AE23	GND_50		GND_146	P24
AE24	GND_51		GND_147	R2
AE25	GND_52		GND_148	R5
AG2	GND_53		GND_149	R31
AG31	GND_54		GND_150	R34
AG34	GND_55		GND_151	T11
AK2	GND_56		GND_152	T13
AK5	GND_57		GND_153	T15
AK31	GND_58		GND_154	T17
AK34	GND_59		GND_155	T19
AK5	GND_60		GND_156	T21
AL6	GND_61		GND_157	T23
AL9	GND_62		GND_158	T25
AL12	GND_63		GND_159	U11
AL15	GND_64		GND_160	U12
AL18	GND_65		GND_161	U13
AL21	GND_66		GND_162	U14
AL24	GND_67		GND_163	U15
AL27	GND_68		GND_164	U16
AL30	GND_69		GND_165	U17
AN2	GND_70		GND_166	U18
AN34	GND_71		GND_167	U19
AP3	GND_72		GND_168	U20
AP6	GND_73		GND_169	U21
AP9	GND_74		GND_170	U22
AP12	GND_75		GND_171	U23
AP15	GND_76		GND_172	U24
AP18	GND_77		GND_173	U25
AP21	GND_78		GND_174	V2
AP24	GND_79		GND_175	V5
AP27	GND_80		GND_176	V9
AP30	GND_81		GND_177	V12
AP33	GND_82		GND_178	V14
B3	GND_83		GND_179	V16
B6	GND_84		GND_180	V18
B9	GND_85		GND_181	V20
B12	GND_86		GND_182	V22
B15	GND_87		GND_183	V24
B18	GND_88		GND_184	V31
B21	GND_89		GND_185	Y11
B24	GND_90		GND_186	Y13
B27	GND_91		GND_187	Y15
B30	GND_92		GND_188	Y17
B33	GND_93		GND_189	Y19
C2	GND_94		GND_190	Y21
C34	GND_95		GND_191	Y23
E6	GND_96		GND_192	Y25

N12X\_GSD

## PLACE UNDER BALLS

+VCC\_GFX\_CORE

MVVDD  
DA-05206\_V04:Page 20  
Scott-0710

C250	0.01u/25V/X7R_GSD
C247	0.01u/25V/X7R_GSD
C243	0.01u/25V/X7R_GSD
C265	0.01u/25V/X7R_GSD
C284	0.01u/25V/X7R_GSD
C311	0.01u/25V/X7R_GSD
C289	0.01u/25V/X7R_GSD
C257	0.01u/25V/X7R_GSD
C253	0.022u/16V/X7R_GSD
C277	0.022u/16V/X7R_GSD
C267	0.022u/16V/X7R_GSD
C248	0.047u/16V/X7R_GSD
C271	0.047u/16V/X7R_GSD
C239	0.047u/16V/X7R_GSD
C301	0.1u/16V/X7R_GSD
C299	0.1u/16V/X7R_GSD
C258	0.22u/6.3V/X5R_GSD
C295	0.22u/6.3V/X5R_GSD
C297	0.22u/6.3V/X5R_GSD
C276	1u/6.3V/X5R_GSD

0717

## PLACE NEAR BALLS

+VCC\_GFX\_CORE

C294	4.7u/6.3V/X5R_6_GSD
C270	10u/6.3V/X5R_8_GSD
C308	10u/6.3V/X5R_8_GSD
C317	10u/6.3V/X5R_8_GSD
C318	10u/6.3V/X5R_8_GSD

0717


0817

PROJECT : TWH  
Quanta Computer Inc.Size  
A3Document Number  
DGPU 5/5 (Power/Ground)Rev  
1A


Date: Friday, August 27, 2010

Sheet 19 of 57

**CHANNEL A: 256MB/512MB DDR3**




### Placement has to be close to VRAM







(16) VMC\_DQ[63..0]  
(16) VMC\_DM[7..0]  
(16) VMC\_WDQS[7..0]  
(16) VMC\_RDQS[7..0]


# CHANNEL B: 256MB/512MB DDR3







**EQUALIZATION SETTING**  
 PC1:PC0=0:0 8dB  
 PC1:PC0=0:1 4dB Recommended  
 PC1:PC0=1:0 12dB  
 PC1:PC0=1:1 0dB

**SCLZ/SDA2 Low-level Input/output Voltage**  
 CGF01:CGF00=0:0 VIL<0.4V VOL=0.6V (Default)  
 CGF01:CGF00=0:1 VIL<0.36V VOL=0.55V  
 CGF01:CGF00=1:0 VIL<0.44V VOL=0.65V  
 CGF01:CGF00=1:1 VIL<0.36V VOL=0.6V




### HDMI Switch


**DIS and SW stuff  
UMA no stuff**




**DIS and SW stuff  
UMA no stuff**





### HDMI




Reserve for EMI and close to HDMI CONN










OE	Output
L	A=B
H	Z



BX1 leakage issue workaround circuit  
R96,C104 no stuff,R100 stuff  
BX2 will close it.  
R96,C104 stuff,R100 no stuff

Layout Note: Place these caps close to ITE8502

Layout Note: Place PC169 close to ITE8502






Config 0	Config 1	GM6/GM6C	USB BACK EN#	BID1	GM6/GM6C
0	0	UMA	0	0	ST (X01)
0	0	Studio Optimum	0	0	ST (X02)
1	0	Studio Discrete	1	0	Q1 (A00)
			0	0	(A01)

**Quanta Computer Inc.**  
PROJECT : GM6C MLK DIS


Size: Document Number: **SIO (ITE8518)** Rev: 1A

Date: Friday, August 27, 2010 Sheet: 26 of 57






## RTC BATTERY




## iTPM ENABLE/DISABLE





TPM Function	R428
Enable	Mount
Disable	NC (Default)





## MiniCard WLAN connector









## Support Dell BT375 (Little Stone) module (XPS) W TO B




# MiniCard WWAN connector






Check point:  
1. LOM\_CLK\_REQ# and PCIE\_WAKE# needs to be pull up by PCH side  
2. PCIE\_TX must have AC cap at PCH side


Isolate# is for power saving.  
It needs to pull low when system state in S3, S4, and S5.  
pull high when system at S0 state




## ESATA + USB Conn + Power Share




USB\_BACK\_EN# needs to be low when system S3 and S5 for USB charge



0716




This pin connects to 3VALW ON POWER LOGIC




## E-SATA Re-driver

Layout Note: Please put those on the same side of MB PCB



Note: Boost:5dB, Standard SATA:0dB

EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost





EC needs to drive CB0/CB1 pins to low when system S3/S5 and drive high when system S0.

U49 PN and Footprint needs to double check



R15 needs to be 49.9K\_F if we use external resistors.

CB0	CB1	Function
0	0	Auto Detection active
1	1	USB Function only

(5V)-43.2K-(D)-49.9K-GND (about 2.68V)  
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)




### ODD Connector




### Backwards Compatibility

0714





Drive powered on, MD# is High  
Drive powered off, MD# is Low

Because the drive does not support ZPODD, the driver never powers off the power FET and never connects the MD/DA pin to the drive




### 3-axis Fall Sensor (HDD data protector)






## KEYBOARD CONNECTOR




Layout Note: 100P CAPS CLOSE TO JKB3


```
+KB_LED power trace width >10 mil
```




# Touch Screen Module




## Battery status.





## HDD activity LED.





## Power button for Engineer



## 3VALW ON POWER LOGIC





Need to check with BIOS

ADDR\_SEL

HIGH: 0101 110xb

OPN: 0111 101xb

GND: 0101 111xb


SHDN\_SEL

HIGH: External Diode 2 Mode

OPN: AMD CPU/Diode Mode


GND: Intel Transistor Mode

for UMA is NA





0715







0716




OTP 85 degree C








reserve HWPG only HW control (07/12)





## SUBWOOFER AMP









Quanta Computer Inc.

PROJECT : GM6C MLK DIS

Size	Document Number	Rev
	Left USB/MMB CONN	1A
Date:	Friday, August 27, 2010	Sheet 38 of 57









Adapter type	90W	130W
ADAPT_TRIP_SET	0	1







### Outputs Management by S3, S5 control


State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	On (discharge)	Off (discharge)	Off (discharge)













N12P-GT:


	1.075V	0.825V	
GPU_VID3	0	1	
GPU_VID2	0	0	
GPU_VID1	0	1	

N12P-GE:


	0.975V	0.95V	0.85V
GPU_VID3	0	0	1
GPU_VID2	1	1	0
GPU_VID1	0	1	1














0827



0827









0827









0804

0827




0804

0804





For CPU Use



0729



123





0804



PCH Nut

0804




MinCard Nut

89


121

123


30




0804










Function	IC	SMBus Address
DDR3	DIMM0	A0
	DIMM1	A4
VGA	N11P	9E
Thermal IC	EMC2112	0011100xb
Charge IC	BQ24765RUVR	0x12
Battery	Battery	0X37
Fall Sensor	DE351DLTR	0101110xb
WLAN	WLAN Module	X
WWAN	WWAN Module	X








OPTIMUS	UMA	DIS
(1)	(1)	(1) AC : DC_IN -> DC_IN_SS -> PWR_SRC
(2)	(2)	Bat : vVCHGR -> PWR_SRC,+5V_ALW2,
(3)	(3)	(2) SYS_PWR_SW#
(4)	(3)	(3) 3.3V_ALW_ON
(5)	(4)	(4) 3.3V_ALW
(6)	(5)	(5) ALW_ON
(7)	(6)	(6) -5V_ALW,+15V_ALW
(8)	(7)	(7) SUS_ON
(9)	(8)	(8) +5V_SUS,+3V_SUS
(10)	(9)	(9) +1.5V_SUS
(11)	(10)	(10) 1.5V_DDR_PWRGD
(12)	(11)	(11) RSMRST#
(13)	(12)	(12) AC_PRESENT
(14)	(13)	(13) SIO_PWRBTN#
(15)	(14)	(14) SIO_SLP_S#
(16)	(15)	(15) SIO_SLP_S3#
(17)	(16)	(16) +1.5V_SUS_CPU
(18)	(17)	(17) RUN_ON
(19)	(18)	(18) +875V_DDR_VTT,+1.05V_VTT_PWRGD
(20)	(19)	(19) +1.8V_RUN
(21)	(20)	(20) +1.05V_VTT,+1.05V_VTT_PWRGD
(22)	(21)	(21) +VCCSA,VCCSA_PWRGD
(23)	(22)	(22) dGPU_PWR_EN
(24)	(23)	(23) +3.3V_GFX,+1.05V_GFX
(25)	(24)	(24) +VCC_GFX_CORE
(26)	(25)	(25) DGFX_VR_PWGD
(27)	(26)	(26) +1.8V_GFX,+1.5V_GFX
(28)	(27)	(27) dGPU_PWROK
(29)	(28)	(28) HWPG
(30)	(29)	(29) IMVP_VR_ON
(31)	(30)	(30) +VCC_CORE,+VCC_GPU_CORE
(32)	(31)	(31) EC_PWROK
(33)	(32)	(32) SYS_PWROK
(34)	(33)	(33) PM_DRAM_PWRGD
(35)	(34)	(34) CLK_CPU_BCLKN,CLK_CPU_BCLKP
(36)	(35)	(35) H_PWRGOOD
(37)	(36)	(36) PLTRST#(PCI_PLTRST#)



## UM6B\_MLK\_DIS Power on Timing(BATTERY MODE)



# UM6B\_MLK\_UMA Power on Timing(BATTERY MODE)

